The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver

Kenneth Y. Yun ∗ Peter A. Beerel † Vida Vakilotojar † Ayoob E. Dooply ∗ Julio Arceo ∗

ECE Dept., University of California, San Diego*
EE-Systems Dept., University of Southern California†

Abstract

This paper describes the design and verification of a high-performance asynchronous differential equation solver. The design has low control overhead which allows the average-case delay to be 48% faster (tested at 22°C and 3.3V) than any comparable synchronous design (simulated at 100°C and 3V). The techniques to reduce completion sensing overhead and hide control overhead at the circuit, architectural, and protocol levels are discussed. In addition, symbolic model checking techniques are described that were used to gain higher confidence in the correctness of the timed distributed control.

1 Introduction

It is well known that asynchronous circuits can achieve average-case delay while synchronous circuits achieve a fixed delay determined by their clock frequency that must be preset according to the worst-case conditions. The difference between the average and worst-case conditions stems from both data-dependency and environmental factors. In particular, clock frequencies are set, assuming the chip is running at 100°C, even though the chip usually operates at a much lower temperature. This difference can lead to significant average-performance advantage for asynchronous circuits [6]. Unfortunately, most asynchronous circuits have failed to achieve this goal, primarily because the control overhead associated with asynchronous designs is typically very high.

This paper describes a number of techniques to hide and minimize asynchronous control overhead that require underlying timing assumptions at the circuit, architectural, and protocol levels. These techniques are described in the context of the design of an asynchronous differential equation solver. Extensive layout simulations demonstrate that the techniques reduce control overhead to less than 10%. Consequently, when temperature variations are considered, the design is 48% faster than any comparable synchronous design. The disadvantages of our methodology is that it requires some full-custom design of datapath building blocks and is significantly more difficult to ensure correctness than most traditional asynchronous design methodologies [1, 8, 11].

For the purpose of this paper, we consider two sources of control overhead. The first component of control overhead is *completion sensing*, i.e., dynamically determining when a functional unit has finished computing its result. Our design consists of two dynamic 32-bit adders and two dynamic 32-bit array multipliers. For both designs, we describe how timing assumptions and optimizing for the average-case can lead to relatively small completion sensing overhead. The second component is *sequencing delay*, i.e., the delay from the termination of one action (e.g., a multiplication) to the start of a subsequent action (e.g., an addition). This sequencing is implemented by control circuits and usually requires at least two gate delays. The architecture of our DIFFEQ design facilitates hiding this delay by performing useful computation (e.g., multiplexing) in between the two actions. To ensure correctness, the worst-case delay of this computation is made smaller than the control delay. In addition, to reduce control delays, timing assumptions are used in the communication protocol, which is implemented with a set of communicating asynchronous FSMs [15].

The application of various timing assumptions made validating the correctness of the design difficult. While most timing assumptions could be verified using SPICE, validating the distributed communication protocol was more difficult because it incorporates timing assumptions that depend on a complex interaction of data-dependent delays. To gain more confidence in the design, formal verification using symbolic model checking [12, 14] was used.

* Supported in part by a gift from Intel Corporation, by a NSF CAREER Award MIP-9625034, and by a Hellman Faculty Fellowship.

† Funded in part by a NSF CAREER Award MIP-9502386, a gift from the Intel Corporation, and a research seed grant from the James H. Zumberge Faculty Research and Innovation Fund at USC.

We present our experiences of concurrent verification and design, including the description of the bugs that our verification efforts helped avoid.

The rest of this paper is organized as follows. Section 2 describes the adder and multiplier designs. Section 3 describes the chip architecture. Section 4 describes the controller design and validation. Section 5 provides the simulation and test results and section 6 draws some conclusions.

2 Datapath building blocks

This section describes the adder and multiplier designs used in the differential equation solver: in particular, the techniques used to achieve superior average-case delay over synchronous designs and to minimize the completion sensing overhead.

2.1 Adder

The 32-bit adder used in our design is self-timed, i.e., the completion of computation is not pre-timed but detected and reported by the circuit itself. Unlike conventional self-timed adders, however, our design incorporates a carry bypass logic to speed up the worst-case computation. Thus our adder design uses both a worst-case delay reduction mechanism (carry bypass) and an average-case delay reduction feature (completion sensing).

2.1.1 Motivation

A strong justification for self-timed ripple carry addition is found in Von Neumann's early paper collected in [2], which proved that for *random* input statistics the *average longest carry chain length* is $\log_2 n$ for n-bit addition. However, in most applications [9, 10], input statistics are not as favorable for self-timed ripple carry adders. Arithmetic operations on data (as opposed to address calculations), in particular, tend to generate long carry chains. In order to understand the effects of realistic input statistics, we conducted several experiments using an ARM simulator and standard benchmark traces. In fact, according to ARM benchmarks, the average longest carry chain length for 32-bit *data arithmetic* operations is 17 as shown in figure 1, which is far from the theoretical average longest carry chain length of 5. However, the worst-case longest carry chain length can be reduced to considerably less than 17 by employing a simple carry bypass or lookahead feature. For example, carry bypass adders with bypassing done at 4-bit boundaries can achieve the worst-case longest carry chain length of 12, assuming that the time it takes for one stage of 4-bit carry bypass is the same as that for one bit carry propagate. Under the same assumption, the average longest carry chain reduces to 7 in the benchmark. The motivation for our self-timed carry bypass adder design is largely based on this experiment.



Figure 1: Average longest carry chain lengths for *data arithmetic* operations from ARM benchmarks.

In order to detect and report the completion of computation whose delay varies depending on data operands, a completion sensing circuit is required. Since the order of sum bit generation cannot be known a priori, the circuit must detect that the logic level of every sum bit has reached the final value. In practice, it is sufficient to detect that every *carry* bit has reached the final value and *hide* the delay from carry to sum generation in the completion sensing computation. In order for the average delay of self-timed carry bypass adder circuit to be shorter than the worst-case, the overhead for completion sensing, i.e., the difference in time between when the completion is reported and when the last changing sum bit reaches its final value, must be small. For example, in the benchmark simulation for carry bypass case shown in figure 1, the average completion sensing overhead must be smaller than the delay equivalent to the carry chain length of 5 (worst-case longest carry chain length minus average-case longest carry chain length).

2.1.2 Design

Our 32-bit adder, as shown in figure 2, is divided into eight 4-bit sections and a completion sensing circuit. Each section consists of carry-propagate, carry-kill, and carry-generate bit slices (PKG), sum bit slices, a 4-bit Manchester carry chain (MCC), and a carry bypass circuit.

The heart of our carry bypass adder design is the Manchester carry chain. In a single-rail static MCC bit slice, carry-propagate (p_i), carry-kill (k_i), and carry-generate (g_i) are used to propagate carry-in (c_i) to carry-out (c_{i+1}), reset carry-out, and set carry-out, respectively; p_i, k_i, and g_i signals are mutually exclusive and defined as: $p_i = A_i \oplus B_i$, $k_i = \overline{A_i}\ \overline{B_i}$, and $g_i = A_i\ B_i$, where A_i and B_i represent the ith input bits. The sum (S_i) then can be computed as: $S_i = p_i \oplus c_i$.



Figure 2: Self-timed carry bypass adder block diagram.

In order to detect whether the carry-out of each bit slice has been computed, our design uses a *dual-rail* carry chain defined as follows:

$$c^{\mathsf{T}}_{i+1} = g_i + p_i\, c^{\mathsf{T}}_i \qquad c^{\mathsf{F}}_{i+1} = k_i + p_i\, c^{\mathsf{F}}_i \tag{1}$$

where c^{T}_i and c^{F}_i are the *true* and *false* rails of the ith carry bit. To detect that *all* of the carry bits have been computed, the completion sensing circuit implements the following function:

$$\mathsf{done} = \prod_{i=0}^{31} (c^{\mathsf{T}}_i + c^{\mathsf{F}}_i) \tag{2}$$

The circuit implementation of the dual-rail Manchester carry chain is shown in figure 3. Before the computation begins, all the internal nodes ($\overline{c^{\mathsf{T}}_i}$'s and $\overline{c^{\mathsf{F}}_i}$'s) are precharged to 1. Thus both true and false rails of carry signals (c^{T}_i and c^{F}_i) are low. After the evaluation begins, exactly one control signal (p_i, k_i, or g_i) per bit slice is asserted. If g_i is asserted, node $\overline{c^{\mathsf{T}}_{i+1}}$ is discharged enabling c^{T}_{i+1} to rise; since k_i and p_i remain low, the voltage level at node $\overline{c^{\mathsf{F}}_{i+1}}$ remains high, keeping c^{F}_{i+1} low. On the other hand, if k_i is asserted, node $\overline{c^{\mathsf{F}}_{i+1}}$ is discharged enabling c^{F}_{i+1} to rise; since g_i and p_i remain low, c^{T}_{i+1} remains low. If p_i is asserted, both g_i and k_i remain low; thus the NMOS transistors controlled by g_i and k_i remain turned off, and the logic values at c^{T}_i and c^{F}_i are propagated to c^{T}_{i+1} and c^{F}_{i+1} respectively. Therefore, in all three cases, exactly one carry rail per each bit slice becomes high when the computation is complete.

We implemented the PKG and sum bit slices in domino gates. The sum logic is designed as a domino gate for two reasons: (1) domino gates are faster than static XOR gates and (2) domino outputs are glitch-free. However, unclocked domino sum gates require monotonically rising inputs; thus our implementation ($S_i = p^{\mathsf{T}}_i c^{\mathsf{F}}_i + p^{\mathsf{F}}_i c^{\mathsf{T}}_i$) requires both carry-in and carry-propagate signals in dual-rail form.

The 4-bit Manchester carry chain can be described as:

$$c^{\mathsf{T}}_{4j+4} = G_{4j} + P_{4j}\, c^{\mathsf{T}}_{4j} \qquad c^{\mathsf{F}}_{4j+4} = K_{4j} + P_{4j}\, c^{\mathsf{F}}_{4j} \tag{3}$$



Figure 3: Dual-rail Manchester carry chain.

where G_{4j}, K_{4j}, and P_{4j} are group-generate, group-kill, and group-propagate signals for the 4-bit section. In order to speed up the carry propagation for the worst-case addition, in which the carry is propagated from the least significant bit to the most significant, carry bypass circuits are inserted between successive four-bit sections. If every bit slice in the 4-bit section propagates the carry, i.e., group-propagate, then the carry propagation can be sped up by *bypassing* the MCC as shown in figure 4. If the group propagate signal is not asserted, the carry signal is either generated or killed in the corresponding 4-bit section of the Manchester carry chain. This enables $\overline{c^{\mathsf{T}}_{\mathrm{out}}}$ or $\overline{c^{\mathsf{F}}_{\mathrm{out}}}$ to be asserted, which in turn enables $\overline{c^{\mathsf{T}}_{4j+4}}$ or $\overline{c^{\mathsf{F}}_{4j+4}}$. This feature allows the carry to propagate to the next MCC at the earliest possible opportunity.



Figure 4: Carry bypass circuit.

The completion sensing circuit in our design is a domino logic implementation of the OR-AND circuit as shown in



Figure 5: Completion sensing domino logic.

figure 5. The criterion for completion is based on whether every carry — not sum — bit has reached the final value, because the delay from a carry to the corresponding sum bit is always smaller than the minimum delay through the completion logic. In order to further minimize the completion sensing overhead for the worst-case computation, late arriving signals (for the worst-case computation) are placed closer to the output. According to the SPICE simulation (at 3.3V and 22°C) with realistic output loading, although the completion sensing overhead is as much as 50% of the sum delay when there is no carry propagation, it is only 5% when the computation takes the worst-case delay: i.e., when the carry propagates through the entire carry chain. As a result, the actual delay from the beginning of evaluation to the completion sensing is only 12% longer (5% with realistic output loading) than the worst-case delay and usually is much shorter than the worst-case delay. Our results indicate that the average computation time including completion sensing delay is 2.8ns for ARM data arithmetic benchmark traces. This outperforms other published self-timed adder designs [7, 9], but, more importantly, the completion sensing overhead is only 20% of the average-case delay and up to 12% of the worst-case delay.

2.1.3 Results

We implemented our design in a 0.5μm HP CMOS14TB triple-metal process. Table 1 shows the results of test and SPICE simulation with 3.3V power supply at 22°C, using the process parasitics from the run (N68MAR) in which our chips were fabricated. We list simulation results as well as test results because not all relevant data are available from tests. The evaluation delays from the test measurements are about 20% smaller than those from the simulation runs. We conjecture that this discrepancy is partly due to the conservative wire capacitance extraction from the layout.

Adding -1 and 1, one of the cases that yield the longest carry chain, results in the worst-case eval $\rightarrow$ done delay of 3.96ns. $t_{\mathsf{eval}\rightarrow\mathsf{sum}}$ is omitted from table 1 because the sum bits, once precharged, remain 0 for this computation. Adding -2 and 0 is another computation with the longest carry chain. In this case, the *false* rail of the carry is "produced" in the least significant bit and propagated to the most significant bit. The test result for $t_{\mathsf{eval}\rightarrow\mathsf{done}}$ is 3.67ns. In this case, we were able to simulate and observe eval $\rightarrow$ sum and eval $\rightarrow$ done delays and derive the completion sensing overhead. The overhead of 0.21ns amounts to 5% of the simulated eval $\rightarrow$ sum delay.

The best-case delay is 1.56ns, which results from $0+0$ computation. Again we were unable to deduce the completion sensing overhead for this addition, because the sum bits do not change once precharged. Instead, we use another case $(-1+(-1))$ to deduce the completion sensing overhead for the computation with the carry chain length of 0. The test result for $t_{\mathsf{eval}\rightarrow\mathsf{done}}$ is 1.67ns. The overhead of 0.70ns is 50% of the simulated eval $\rightarrow$ sum delay of 1.37ns.

We observe that the computation with the longest carry chain has the *minimum* completion sensing overhead and the one with the carry chain length of zero has the *maximum* overhead, which is exactly the desired characteristic to achieve superior average-case delay and yet maintain very competitive worst-case delay. We confirmed that the completion sensing overhead for random cases fall between 0.2ns and 0.7ns using both SPICE and software simulations.

Case	Test	Simulation		
	$t_{\mathsf{eval}\rightarrow\mathsf{done}}$	$t_{\mathsf{eval}\rightarrow\mathsf{done}}$	$t_{\mathsf{eval}\rightarrow\mathsf{sum}}$	O/H
$-1+1$	3.96ns	4.76ns	–	N/A
$-2+0$	3.67ns	4.68ns	4.47ns	0.21ns
$-1+0$	3.71ns	4.42ns	4.16ns	0.26ns
$-1+(-1)$	1.67ns	2.07ns	1.37ns	0.70ns
$0+0$	1.56ns	2.03ns	–	N/A

Table 1: Adder test and simulation results (3.3V, 22°C, MOSIS N68MAR run); each sum gate drives two fanouts — each fanout is a $19\lambda/9\lambda$ inverter connected through a fully turned-on $9\lambda/9\lambda$ transmission gate.

Using the extracted delay components from the SPICE simulations, we computed the average-case delay for the ARM data arithmetic operation benchmarks. The simulated average-case delay was 2.8ns (with no loading on outputs). We also compared our design to a comparable synchronous design: the same design as our self-timed design but excludes the completion sensing circuit. Conventional synchronous designs typically use a single-rail carry chain and static XOR gates for sum generation. However, "our synchronous design" contains a dual-rail carry chain and

domino sum logic. The cost of adding an additional carry chain is *one* additional transistor load on p_i's, but it is more than offset by faster precharged sum gates. We simulated "our synchronous design" in the same operating environment. The *worst-case* delay (when -1 and 1 are added) was 3.8ns. Thus we concluded that the average-case delay (including completion sensing overhead) of our self-timed design is 36% faster than comparable synchronous designs, with only 12% overhead (with no loading on outputs) for the worst-case computation. This speedup is based solely on data dependency, not considering variations in environmental factors such as temperature and power supply voltage.

2.2 Multiplier

Our 32-bit multiplier is an array multiplier which consists of 16 rows of carry save adders (CSA) and a 32-bit carry propagate adder (CPA) operating in parallel with the CSA array as depicted in figure 6. Because the upper 32 bits of the 64 bit product are *not* used, only the right half of the CSA array is used.



Figure 6: A fragment of domino dual-rail array multiplier.

2.2.1 Architecture

Our decision to select a non-pipelined array multiplier is based on the nature of this application. The differential equation solver is to solve one equation at a time; thus the most important criterion is the latency, not the throughput. For a 32-bit by 32-bit multiplication, the total number of partial products is normally 32. In our design, we use the radix-4 Booth encoding to reduce the number of partial products to 16. Each row of the CSA array computes the running sum of the partial products in carry-save form, i.e., carry bits are not propagated in ripple carry fashion but are forwarded to the next row with twice the weight. Thus each row requires a set of full adders (FA) to add a partial product to the running sum in carry-save form.

Because the radix-4 Booth encoding requires that each successive partial product be shifted two bit positions to the left as shown in figure 6, adding the carry-out from the least significant half adder (HA) and the sum from the next significant HA in the first row of the CSA array requires another adder, which generates a carry-out in addition to the sum bit (P_1). If the carry bit from this adder were to be saved (not propagated), then the next row would require two half adders. In fact, each successive row would require one additional HA. If we limit the number of rows to 16, then the product bits 16 through 31 would still be left in carry-save form, which would require an additional 16-bit CPA to complete the computation. If we were to complete the computation of product bits 16 through 31 using carry save adders, then 16 more rows of CSAs would be required. It is clear that both options defeat the purpose of the radix-4 Booth encoding, which is cutting the latency in half. Our design, in contrast, uses a 2-bit CPA per each row of the CSA array to add the "spillover" bits from the CSA array, as illustrated in figure 6. As long as the 2-bit CPA is as fast as the FA in the CSA array, our multiplier can compute lower 32 bits of the 64-bit product in the time required for adding 16 partial products in carry-save form. Thus, for applications requiring only the least significant 32 bits, our technique, which is generally applicable to both synchronous and asynchronous designs, leads to a significant reduction in latency.

2.2.2 Implementation

Our design uses a self-timed dual-rail domino array to speed up the latency of the carry save addition. The self-timed domino allows the signals to propagate (or "dominos to fall") at its natural speed unencumbered by the evaluation clock adjusted for the worst-case. Since unclocked domino logic requires that all inputs be monotonically rising once the evaluation begins, our design uses the dual-rail signaling. Dual-rail domino gates for sum and carry logic are shown in figure 7. There are three dual-rail inputs to each domino gate: sum and carry from the preceding row and a partial product bit. The position of partial product bits in the series stack plays a significant role in avoiding charge sharing problems. In our design, the partial product input (pp) is connected to a^{T} and its complement ($\overline{pp}$) to a^{F}. When the evaluation begins, internal nodes 1 and 2 are precharged to V_{dd}, because the partial product bits are set up before the evaluation begins. This makes the effective stack size to be two during evaluation, which makes the charge sharing problem (caused by one of the transistors controlled by b^{T} or b^{F} turning on while the transistors

controlled by c_i^T and c_i^F are off) negligible.



Figure 7: Dual-rail domino full adder.

In order to make the 2-bit CPA faster than the FA used in the CSA array, our design uses a 2-bit dual-rail domino carry lookahead adder (CLA) as described below:

$$c_1^T = c_0^T a_0^T \quad (4)$$
$$c_1^F = c_0^F + a_0^F \quad (5)$$
$$c_2^T = c_0^T a_0^T (a_1^T + b_1^T) + a_1^T b_1^T \quad (6)$$
$$c_2^F = (c_0^F + a_0^F)(a_1^F + b_1^F) + a_1^F b_1^F \quad (7)$$
$$p_1^T = a_1^T b_1^F + a_1^F b_1^T \quad (8)$$
$$p_1^F = a_1^T b_1^T + a_1^F b_1^F \quad (9)$$
$$s_0 = a_0^T c_0^F + a_0^F c_0^T \quad (10)$$
$$s_1 = p_1^T c_1^F + p_1^F c_1^T \quad (11)$$

Because the longest series stack in the c_2 logic of our 2-bit CPA is 3 whereas the stack size of the sum gate in the FA is 4, the c_2 bit of a 2-bit CPA is computed before the outputs of the FAs in the corresponding row of the CSA array. In other words, the carry propagation never impedes the evaluation of a CPA stage; the CPA stage begins the evaluation as soon as the sum and carry signals from the CSA arrive.

Normally, the 32-bit CPA requires a completion sensing circuit implemented in 32-bit OR-AND as shown in equation (2). Since the generation of carry signals is staggered, a domino *chain* is the most suitable circuit topology to use. However, in this design, we can further simplify the circuit by exploiting the fact that $c_0 \ldots c_{30}$ are always computed before c_{31}. Thus our implementation of done logic is a domino OR gate: $c_{31}^T + c_{31}^F$. Although the sum generation takes an additional domino gate delay after the carry bits are computed, done signal is guaranteed not to rise until all of the sum bits of the CPAs, i.e., the final product bits, have been generated, because the done signal is buffered significantly to drive the controller or the registers.

2.2.3 Results

We implemented our design in a 0.5μm HP CMOS14TB triple-metal process and simulated the backannotated design for three test corners as shown in table 2. The average delay from the beginning of evaluation to the assertion of done is 7.7ns, when simulated at 22°C and 3.3V using the process parasitics from the run (N68MAR), in which our chips were fabricated. The CSA delay (delay from evaluation to CSA done) is 7.1ns; thus the computation time beyond the CSA delay is only 0.6ns. The completion sensing overhead is actually *zero*, if the buffering delay for the done signal is excluded. Finally, the precharge buffer delay is 1.5ns.

We measured the multiplier evaluation and precharge delays of the fabricated chips. The test results are also shown in table 2. The actual measured delays are somewhat faster than the simulation results — the measured evaluation and precharge delays are 6.7ns and 3.8ns whereas simulated evaluation and precharge delays are 7.7ns and 4.4ns respectively. Our best guess for this discrepancy is that the wire capacitance extraction from the layout is too conservative.

	Simulation			Testing
Temp	100°C	0°C	22°C	22°C
Voltage	3.0V	3.6V	3.3V	3.3V
Process	Slow	Fast	N68MAR	N68MAR
Evaluate	12.8ns	5.9ns	7.7ns	6.7ns
Precharge	7.2ns	3.5ns	4.4ns	3.8ns

Table 2: Multiplier simulation and test results.

3 Chip architecture

This section will demonstrate the application of the datapath units discussed above in the design of a differential equation solver chip. We describe the design decisions and timing assumptions that facilitated very low control overhead.

3.1 Algorithm and data flow graph

A high-level description of the differential equation solver algorithm is presented below [5].

```
diffeq {
    read ( x, y, u, dx, a );
    while ( x < a ) {
       xl := x + dx;
```

```
        ul := u - 3 * dx * (u * x + y);
        yl := y + u * dx;
        x := xl;  u := ul;  y := yl;
    }
    write ( y );
}
```

The algorithm implements the *forward Euler method* to numerically obtain the values of y that satisfy the differential equation $y'' + 3xy' + 3y = 0$ as x ranges from $x(0)$ to a with a step size of dx and with initial values of y and y' equal to $y(0)$ and u, respectively. Using *operator reduction* [5] to convert multiplication by 3 to a shift-and-add operation and *code motion* [5] to pull the shift-and-add operation out of the loop, the data-flow graph depicted in figure 8 is obtained.



Figure 8: Dataflow graph.

There are three threads of operations needed per iteration: computing y and y' (denoted as u in figure 8) and incrementing x. Computing y' requires a sequence of four operations (multiply $\rightarrow$ add $\rightarrow$ multiply $\rightarrow$ add) whose input operands are the results of immediately preceding operations. However, computing y and updating x only require two operations each. Thus the computation of y' is the critical path of the dataflow graph. The shading of operations in figure 8 depicts the *binding* of operations to two ALUs and two multipliers.

We allocated one ALU and one multiplier to compute y' (*resource sharing*). After the multiplier finishes computing $u * x1$ ($x1$ is a copy of x), the result is stored in $M1$ register. While the ALU is computing $y + M1$, the multiplier is precharged for the next operation. After $y + M1$ is stored in A register, the multiplier starts evaluating $3dx * A$ and the ALU is precharged. After the multiplication is complete, the result is stored in $M1$. The ALU then begins evaluating $u - M1$ and the multiplier is precharged. Therefore, each functional unit performs the computation in an alternating fashion. We selected this particular binding of resources to operations in order to remove the precharge delays of the functional units from the critical path.

We allocated the second ALU and the second multiplier to compute y and x. Here the precharge delay of the ALU could not be hidden because three consecutive ALU operations are required. Consequently, the execution time of these operations is only slightly smaller than the delay required to compute y', although the evaluation delay of the ALU is substantially less than that of the multiplier.

We used a standard MUX-based architecture as depicted in figure 9. In many instances, we reduced the number of controller outputs by carefully scheduling the control signal transitions so that one output can serve multiple functions. For example, LA is used as a MUX select signal and the *opcode* signal for ALU1 as well as the register A load signal. For the registers, we used Svensson-style positive-edge-triggered flip-flops which were made pseudo-static by adding weak feedback transistors. These flip-flops have less overhead than the often-used special asynchronous latches that require full handshake communications for reading and writing. Thus the only difference between our datapath architecture and typical synchronous ones is the presence of the done signals in the functional units.

3.2 Distributed Control

The basic difference between our asynchronous design methodology and traditional synchronous design methodologies is in the scheduling of control. In synchronous designs, the assertion of the control signals is tied to clock edges, which can often lead to non-trivial *dead time* between the completion of a computation and the start of the next clock cycle. However, the event-driven sequencing based on completion sensing in our design reduces the dead time between the completion of a computation and the start of the next computation significantly.

We implemented the control using distributed asynchronous FSMs. As in synchronous systems, operations must be assigned to state transitions a priori; however, state transitions are event-driven and occur as soon as a specified set of input transitions arrive. To obtain the flexible operation sequencing, we used four control units, one for each datapath unit, as depicted in figure 9.

The controller associated with each datapath unit toggles function/MUX select, register load enable, and precharge/evaluate signals, according to an event-driven protocol. For example, the external environment initiates the first step of this protocol by raising start (to command both the ALU1 and ALU2 controllers to begin their operations). The ALU1 controller responds by lowering



Figure 9: Datapath and control.

ALU1's precharge signal, which triggers ALU1 to compute $2dx + dx$. Similarly, the ALU2 controller responds by triggering ALU2 to compute the loop test $(X < a)$. As soon as each functional unit completes its computation, it raises its done signal. Each ALU controller, upon detecting the done signal from its functional unit, responds by latching the result and sending a communication signal to both multiplier controllers. In addition, each ALU controller prepares for its next operation by setting up the MUX and function select signals and precharging its functional unit. Subsequent multiplication operations begin after the communication signals are asserted by both ALU controllers.

This distributed control paradigm was also motivated by layout considerations. The controller for each datapath unit is located next to the unit. This minimizes the length of the datapath control signals, thereby reducing the control wire delays in the critical path; however, it makes a few inter-controller communication wires run half the length of the chip. However, the longer delays on these communication wires do not affect the performance adversely because, by and large, their delays are *hidden* in the datapath computation, as will be described in section 4.

Communication wires are typically designed in pairs connecting a designated sender to a designated receiver. To reduce the number of communication wires, however, we used *broadcast communication signals* which connect a sender to multiple receivers. For example, A1M connects ALU1 controller to both multiplier controllers. This is efficient because both multipliers must wait for U to be updated by ALU1 before starting the subsequent loop iteration. Similarly, A2M is used to indicate to both multipliers that the loop test $(X < a)$ passes and a loop iteration should start.

The sender traditionally initiates the communication by toggling one wire and the receiver acknowledges the communication by toggling the other wire. The process would either repeat using the opposite phase as in *two-phase handshaking* or the signals would reset in preparation for the next communication as in *four-phase handshaking*. Typically, designs consist of either all two-phase or all four-phase handshaking. In our design, however, we use a mixture of both. The communication signals M1A and A1M follow a two-phase protocol while the rest of the signals follow a four-phase protocol. Our design is also different in that some *acknowledgment* signals indicate the existence of new data. In particular, M2A2+ acts to acknowledge A2M+ as well as indicate to ALU2 that register $M2$ has

been updated with $u * dx$.

Furthermore, in our design, not all broadcast request signals are explicitly acknowledged by their receivers. For example, a broadcast request signal, A1M, is sent to both MUL1 and MUL2 but acknowledged explicitly only by MUL1 controller. Typical *speed-independent* asynchronous protocols do not allow this because it cannot be guaranteed that MUL2 controller would have a chance to properly react to A1M+ before A1M− occurs (see figure 10). In our design, however, we analyzed the relative timings of all signals and verified that A1M+ always occurs when MUL2 is waiting for it and that MUL2 always has a chance to properly react before A1M− occurs. Thus, an explicit acknowledgment would be redundant. This analysis allowed us to keep the controllers simple, which improved their latencies. To summarize, A2M is a broadcast request signal acknowledged explicitly by both M1A and M2A2; A1M is a broadcast request signal acknowledged explicitly only by M1A; M1A is a broadcast acknowledgment signal to both A1M and A2M.

The interpretation of all the inter-controller communication signals is summarized in table 3. The implementation and validation of the communication protocol are discussed in detail in the next section.

Signal	Trans	Interpretation
A2M	+	Start new iteration
	−	Reset
A1M	+	U/B updated
	−	A updated with $y + M1$
M1A	+	$M1$ updated with $u * x1$
	−	$M1$ updated with $B * A$
M2A2	+	$M2$ updated with $u * dx$
	−	Reset
start	+	X, $X1$, Y, U, dx, and a initialized
	−	Reset
EndP	+	Terminate loop
	−	Reset
done	+	Solver done
	−	Reset

Table 3: Inter-controller communication design.

4 Controller design and validation

This section describes the design and verification of two aspects of the control. First, we describe the design of the inter-controller communication protocol. The complex interaction of delays resulting from the timing assumptions and the distributed nature of the protocol made it challenging to ensure the correctness of the protocol. Because of this, we adopted formal verification techniques to support the design process. These techniques were very successful, uncovering several bugs that forced changes in the protocol. The protocol was also modified several times to obtain faster controller implementations. The protocol design process involved multiple iterations of design and verification; bugs were fixed and control overhead was reduced in each iteration. Second, we describe the design of the controller-datapath interface, focusing on the timing assumptions used to hide controller delays. These timing assumptions were less complex than those involving inter-controller communication and were thus verified using static timing analysis.

4.1 Background

This section describes the specification and implementation of one of the controllers and the constraints on its environment. In addition, it describes our verification models of the controllers as well as the properties verified.



Figure 10: MUL2 controller specification and implementation.

4.1.1 Extended burst-mode specification

The controllers were specified in extended burst-mode (XBM), an asynchronous FSM specification format. We only describe the details of the XBM specification relevant to the discussions in this paper. The complete details are described in [15].

Figure 10 describes the controller for MUL2, one of the four extended burst-mode controllers used in our design. Signals ending with $+$ or $-$ are *terminating signals*; the ones ending with $*$ are *directed don't cares*. If a state transition is labeled with a directed don't care a^*, then the following state transition must be labeled with a^* or a^+ or a^-. A terminating signal a^+ denotes a $0 \rightarrow 1$ transition of a if a is initially 0, and no transition at all if a is initially 1. A sequence of state transitions labeled with a^* and terminated with a^+ represents a *single* $0 \rightarrow 1$ transition of a at any point in the sequence. A terminating signal not immediately preceded by a directed don't care represents a *compulsory* transition.

An input burst is a non-empty set of input transitions (*terminating* or *directed don't care*) at least one of which

must be compulsory. An output burst consists of a possibly empty set of output transitions. In a given state, when all the terminating transitions in the input burst have appeared, the machine generates the corresponding output burst and moves to a new state. Specified transitions in the input burst may appear in arbitrary temporal order; outputs may be generated in any order.

4.1.2 Controller implementation style

The controller specifications were implemented in an efficient but robust form of multiple-input-change circuits using the synthesis tool *3D-gC* [16]. Each output is typically implemented with a single generalized C-element. As an example, the implementation of the MUL2 controller is shown in figure 10. This design style uses an efficient strategy for the insertion of state variables. In particular, state variables change concurrently with an output burst. Consequently, state variables are never in the critical path of the circuit and the latency of the circuit is very low. The circuits, however, have a fundamental-mode constraint. That is, after the output burst, the circuit requires time to stabilize, before any compulsory transition of a next input burst appears. A detailed timing analysis could be performed to identify the specific required settling time for each state transition [4]. Then, SPICE simulations of the controller and its environment could be performed to ensure that the environment is sufficiently slow in all cases. This involves a large number of time-consuming and tedious SPICE simulations. Fortunately, the environment is typically so slow (relative to the controller settling time) that the timing assumptions are satisfied with large safety margins. Therefore, we can approximate the settling time with a constant that is larger than the settling time of each of the individual state transitions without introducing many false negatives. We then can use our formal verification techniques to automatically validate these timing assumptions, as explained below.

4.1.3 Verification models

We adopted a discrete time model and used symbolic model checking to verify our system. Discrete time models were selected over continuous time models for efficiency. Continuous time models, albeit more expressive, require the management of *timer regions*, which severely limits the size of systems that can be analyzed. Discrete time models do have the disadvantage that discretization of timer regions leads to large state spaces, referred to as the *state explosion problem*. However, *finite* state spaces (even very large ones) resulting from discretization can be represented efficiently using BDDs. In particular, symbolic model checking techniques using BDDs have been successfully



Figure 11: Distributed non-deterministic FSM models for MUL2 controller using a time step of 0.5ns.

applied to many practical designs, some of which have huge state spaces. This motivated the application of symbolic model checking to our discrete time models.

In a discrete time model, one state transition of the system represents the passage of a *time step* amount of time. Smaller step sizes lead to more accurate representations of the design, reducing the chance of a false negative verification results. This higher resolution, however, leads to a larger state space that must be analyzed. To keep verification run-times manageable, we abstract the implementation details of each component by modeling its specification rather than its implementation. Moreover, we model the behavior of only those signals that are involved in inter-controller communication.

It is also important to note that the discretization of delays, if not done carefully, can introduce false positive verification results. Other researchers have developed guidelines that ensure the absence of false positives in particular classes of systems [3, 13]. We are currently investigating whether this property is satisfied in our systems. Our primary goal, in any case, was to find bugs that are difficult to detect by simulation and not necessarily to guarantee 100% correctness.

Figure 11 illustrates how we model controllers, using the model of the MUL2 controller as an example. The model consists of four communicating FSMs: a deterministic FSM for tracking the XBM state, a deterministic FSM for tracking the time in each XBM state, and a non-deterministic FSM for each of the two output signals used

in inter-controller communication. Note that we do not model the behavior of the latch control and function/MUX select output signals because they are not involved in inter-controller communication.

The state FSM changes state simultaneously with the latest occurring output transition after all specified input transitions occur (the state FSM examines the current and next state values of both output FSMs to determine when to change state). The number of states in the wait FSM equals the maximum quantized delay of the slowest output signal transition. Whenever a state transition occurs in the state FSM, the wait FSM resets to the highest numbered state simultaneously with the state transition in the state FSM (by examining both the current and next state values of the state FSM). When all terminating input transitions have occurred, the wait FSM starts to count down deterministically. The output FSMs model when the output signals can change, using variables from wait and state FSMs as inputs. For example, once A1M+ and A2M+ occur in state s0, Prech non-deterministically changes after one time unit *or* two. This non-determinism captures both the innate delay variations due to different logic implementations and the roundoff errors caused by quantization. For example, if the delay of an output is actually 1.5 time units, we model that the output shall change after 1 time unit or 2 time units.

Our models of the functional units are similar and not shown due to the space limitation.

4.1.4 Verification specifications

An XBM specification represents, as any asynchronous specification does, a contract between the environment and the circuit. As detailed in section 4.1.1, it dictates what the circuit should do and what the environment is allowed to do. While the circuit's conformance to the specification is guaranteed by the synthesis methodology, the environment's compliance to the contract needs to be verified.

For every state of the XBM controller, these constraints together define a set of input transitions that are *illegal*. For example, when MUL2 controller is in state s0, it is illegal for A2M to fall (because A2M is expected to rise in this state). We write this specification in computation tree logic (CTL) as follows:

$$\texttt{SPEC AG}\ ((\texttt{state} = \texttt{s0})\ \&\ \texttt{A2M}\ \rightarrow\ \texttt{AX A2M}),$$

which states that an invariant for all states (AG) is that if the controller is in state s0 and A2M equals 1, every possible next state (AX) should have A2M equal to 1.

The complete set of illegal transitions is described in detail in [14]. We used a newly developed verification tool that automatically generates these specifications directly from the burst-mode specification and a structural VHDL description of the system [14].

4.2 Inter-controller protocol design

Our verification efforts validated that the final controller designs are correct: i.e., the interaction of controllers and datapaths generates no illegal transitions that may cause the circuit to fail. More importantly, it helped us quickly identify many bugs in preliminary versions of the design. While some of these bugs were simple, e.g., missing directed don't cares, others were more interesting and are discussed below.

4.2.1 Design bugs found using symbolic verification

Since ALU2 is responsible for implementing the loop test, we designed its controller to be the master controller. If the loop test passes, the controller asserts a communication signal that triggers the multiplier controllers to initiate their respective operations. The multiplier controllers, when the multipliers are done, assert communication signals that trigger the next operations, including ALU1 loop operations. Consequently, no direct communication between ALU1 and ALU2 controllers is needed; it is done through the MUL1 controller instead. Since ALU2 is also responsible for calculating y, its controller indicates to the environment when the entire computation is done.

This absence of direct communication between ALU1 and ALU2, however, created a timing problem in the initial design that our verification process uncovered. Initially, the extra C-element shown in figure 9 was not present and the ALU2 controller communicated directly with the external environment. In the initial design, ALU2 may assert done+ after the loop test fails and the final y calculation completes but while ALU1 is still computing U. If the environment is fast, start signal may be lowered before ALU1 expects it. Moreover, if ALU2 negates done quickly, then start+ may occur before ALU1 re-enters the reset state. This scenario violates the constraints of ALU1 controller. To fix this error, the C-element was introduced into the design with A1M and EndP (the original done signal) as its inputs and done as its output. The C-element ensures that done+ does not fire until the calculation of U is complete, signaled by A1M+.

Another design problem discovered by verification was caused by the broadcasting of A1M by ALU1 controller. The problem occurs in the special case in which the main computation loop is never entered because the loop test fails before entering the loop. In this case, ALU1 controller sends A1M+ to both multiplier controllers (as if entering the loop) but later sends A1M− when the external environment resets start. The multipliers during this time re-

main in their reset states in which A1M− is an illegal transition. Fortunately, upon examining the implementation of the multiplier controllers, we determined that this illegal transition would not cause the circuit to malfunction. Thus, we left the protocol unaltered.

4.2.2 Verification run-times

Initially, a simplified model of the chip was used for verification. Controllers were modeled as having a fixed delay of one unit of time, with output signal transitions all occurring simultaneously with the state transition. Bounds for ALU and multiplier precharge and evaluate delays were estimated. Even with this simple model, the verification identified several design problems, including the ones described above.

After laying out the design, more precise delay information was extracted from SPICE simulations; subsequently, a more accurate verification model was created. First, buffers that drive control signals over long wires, which were not in the earlier model, were added to the back-annotated model. For each component/signal transition, we conservatively modeled its delay by non-deterministically setting it to a value that lies within the tightest range of discrete time points that encompass the delay bounds obtained by SPICE.

The more detailed design was verified using a number of different time steps. For the resolution of 0.5 nanoseconds, the finest one used, no specifications were violated. Even when coarse resolution models were used, all but three of the specifications were verified correct. Some of these false negatives can be removed by locally increasing the accuracy of our models by, for example, modeling a known order of output events.

The verification was performed on a SPARC-5 with 32 Megabytes of memory using the symbolic model checker SMV [12]. The run-times of all the verification runs are shown in table 4. The columns indicate the time step used, number of CTL specifications checked, the total number of BDD nodes allocated during verification, the number of reachable states, and the verification run time. The run-times for the earlier models were quite small, which facilitated a short design cycle. The run-times of the back-annotated designs were somewhat longer but still acceptable.

Run-time results for verifying DIFFEQ				
State transition time step	Total # specs	Total BDD nodes	Reached states	Run time (sec)
Initial models				
1.00 ns	58	12,494	17,212	21.5
1.00 ns	58	43,151	22,072	99
Backannotated models				
0.50 ns	51	457,643	3.82e+7	23,452
0.75 ns	51	255,504	10.0e+7	7,295
1.00 ns	51	210,293	2.78e+6	3,042
1.25 ns	51	162,089	9.5e+5	1,792

Table 4: Verification run-times using different time steps.

4.3 Controller-datapath protocol design

We also reduced control circuit overhead by hiding controller delay within datapath computation. This is achieved by simultaneously latching the result of one operation and asserting a communication signal to initiate the next operation. Thus much of the controller delay, if not all, can be overlapped by latch and multiplexor delays, as illustrated in figure 12. In this example, when ALU1 completes its evaluation, the controller asserts LA+ to latch the result in register A and A1M− to signal MUL1 to start the next operation using the value of A. Using this assumption, however, means that we must be careful to ensure that the inputs to MUL1 have stabilized before evaluation starts. Otherwise, the domino logic may malfunction due to accidental discharge. Simple static timing analysis and SPICE simulations were used to ensure that sufficient timing margins exist.

The example in figure 12 also illustrates a second timing assumption we needed. ALU1 controller asserts prech and LA concurrently after ALU1 has finished evaluating. The assumption here is that the data is loaded into register A before precharging of ALU1 changes the data (i.e., not violating data hold time). This assumption is safe because prech signal is heavily loaded. This type of timing assumptions was also verified using static timing analysis and SPICE simulation.



Figure 12: Timing assumptions.

5 Results

We completed the design, verification, simulation, and testing of the differential equation solver. The chip (die photo shown in figure 13) was fabricated in 0.5μm HP CMOS14TB triple-metal process through MOSIS. We conducted a comprehensive set of tests, with some runs exceeding 500,000 iterations. Table 5 lists both the simulation and test results of an example run.



Figure 13: DIFFEQ die photo.

	Testing	Simulation		
	22°C 3.3V N68MAR	22°C 3.3V N68MAR	50°C 3.3V Typical	100°C 3.0V Slow
Average	35.6ns	41.2ns	46.2ns	66.6ns

Table 5: Experimental results of an example run using the initial values of $x = 1$, $dx = 1$, $a = 11$, $u = 3$, and $y = 3$.

The average delay per iteration of the algorithm is 35.6ns, when tested at 22°C with 3.3V power supply. As discussed earlier, the simulated delay of 41.2ns is somewhat longer than the test result. The simulated average delay per iteration under the worst-case condition is 66.6ns; the worst-case over all the data-dependent delays we simulated is 70.7ns. The critical path delay calculated by accumulating only the datapath component delays as shown in figure 14 is 61ns. This is an estimate of the delay of a *comparable* synchronous implementation with the same class of adders, multipliers, multiplexors, and registers, assuming no control overhead, no clock skew, and no register setup time. Since our design's simulated average iteration time under typical operating condition is 41.2ns, it is at least 48% faster than comparable synchronous designs.



Figure 14: Critical Path.

In order to validate the robustness of our design, we conducted a set of tests by varying the operating temperature and the power supply voltage. Figure 15 illustrates the average iteration time for 24 different operating conditions. We conducted our tests at three different operating temperature: -30°C, 22°C, and 55°C. We could not perform the worst-case temperature testing at 100°C, because we were unable to raise the operating temperature beyond 55°C with our simple test setup. We varied the power supply voltage from 2.2V to 5.0V in 0.2V increments for each operating temperature. As expected, we observed the increase in iteration time as the operating temperature was raised. Similarly, the increase in the iteration time was observed as the power supply voltage was reduced. Our chips operated correctly down to 1.85V at 55°C, 1.89V at 22°C, and 2.07V at -30°C. Although the plot does not show, we observed that our chips operate correctly up to a power supply voltage of 7.0V. Since HP CMOS14TB process is optimized for operating at 3.3V, our design can tolerate a 40% drop or more than a 100% increase in the power supply voltage. This result proves that our design is extremely robust and, more

importantly, designs with safe timing assumptions can lead to higher performance without sacrificing robustness.



Figure 15: Iteration time test results with varying operating temperature and power supply voltage.

6 Conclusion

We designed a high-performance (48% faster than comparable synchronous designs), low-control-overhead (10% control overhead) asynchronous differential equation solver. In the course of the design, we developed novel techniques for reducing completion sensing overhead for self-timed datapath building blocks. When safe, we used timing assumptions to hide control overhead. Some of the trickier problems at the protocol level were debugged using a verification tool.

The design process consisted of an iterative design and verification loop. At the earlier design stages, simpler models of XBM controllers were used, which enabled detection of many bugs quickly. In the final stages of the design, more accurate models which incorporate backannotated delays were verified in a reasonable amount of time, providing higher confidence in the design.

The fabricated chips perform as simulated, albeit somewhat faster. The test results show that our design is very robust with respect to variations in operating temperature and power supply voltage. We conclude that exploiting design margins using safe timing assumptions can lead to robust, high-performance circuits.

Acknowledgment

Authors would like to thank Jim Garside at University of Manchester for providing ARM benchmarks and many insightful discussions.

References

[1] K. van Berkel. *Handshake Circuits: an Asynchronous Architecture for VLSI Programming*, volume 5 of *International Series on Parallel Computation*. Cambridge University Press, 1993.

[2] B. E. Briley. Some new results on average worst carry. *IEEE Transactions on Computers*, C-22(5):459–463, 1973.

[3] J. R. Burch. *Trace Algebra for Automatic Verification of Real-Time Concurrent Systems*. PhD thesis, Carnegie Mellon University, 1992.

[4] S. Chakraborty, D. L. Dill, K. Y. Yun, and K. Chang. Timing analysis for extended burst-mode circuits. In *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. IEEE Computer Society Press, April 1997.

[5] G. De Micheli. *Synthesis and Optimization of Digital Circuits*. McGraw-Hill, 1994.

[6] M. E. Dean. *STRiP: A Self-Timed RISC Processor Architecture*. PhD thesis, Stanford University, 1992.

[7] H. Dhanesha and A. Albicki. Self-timed adder with pipelined output. In *Proceedings of the Midwest Symposium on Circuits and Systems*, pages 855–858, 1993.

[8] S. B. Furber. Computing without clocks: Micropipelining the ARM processor. In Graham Birtwistle and Al Davis, editors, *Asynchronous Digital Circuit Design*, Workshops in Computing, pages 211–262. Springer-Verlag, 1995.

[9] J. D. Garside. A CMOS VLSI implementation of an asynchronous ALU. In S. Furber and M. Edwards, editors, *Asynchronous Design Methodologies*, volume A-28 of *IFIP Transactions*, pages 181–207. Elsevier Science Publishers, 1993.

[10] D. J. Kinnement. An evaluation of asynchronous addition. *IEEE Transactions on VLSI Systems*, 4(1):137–140, March 1996.

[11] A. J. Martin. Programming in VLSI: From communicating processes to delay-insensitive circuits. In C. A. R. Hoare, editor, *Developments in Concurrency and Communication*, UT Year of Programming Series, pages 1–64. Addison-Wesley, 1990.

[12] K. L. McMillan. *Symbolic Model Checking*. Kluwer Academic Publishers, 1993.

[13] T. G. Rokicki. *Representing and Modeling Circuits*. PhD thesis, Stanford University, 1993.

[14] V. Vakilotojar and P. A. Beerel. A methodology for the RTL verification of asynchronous and heterogeneous systems, 1997. Accepted for publication in ASP-DAC'97.

[15] K. Y. Yun. *Synthesis of Asynchronous Controllers for Heterogeneous Systems*. PhD thesis, Stanford University, August 1994.

[16] K. Y. Yun. Automatic synthesis of extended burst-mode circuits using generalized C-elements. In *Proc. European Design Automation Conference (EURO-DAC)*, pages 290–295, September 1996.